We seek to understand and document all radio transmissions, legal and otherwise, as part of the radio listening hobby. We do not encourage any radio operations contrary to regulations. Always consult with the appropriate authorities if you have questions concerning what is permissible in your locale.

Author Topic: Building a high throughput low-latency PCIe based SDR  (Read 813 times)

Offline Oliver

  • DX Legend
  • ******
  • Posts: 1550
  • Germany- JO31
    • View Profile
    • Email
Building a high throughput low-latency PCIe based SDR
« on: December 29, 2016, 1932 UTC »
Software Defined Radios (SDRs) became a mainstream tool for wireless engineers and security researches and there are plenty of them available on the market. Most if not all SDRs in the affordable price range are using USB2/USB3 as a transport, because of implementation simplicity. While being so popular, USB has limited bandwidth, high latency and is not really suitable for embedded applications. PCIe/miniPCIe is the only widespread bus which is embedded friendly, low latency and high bandwidth at the same time. But implementing PCIe/miniPCIe is not for the faint of heart - you have to write your own FPGA code, write your own Linux kernel driver and ensure compatibility with different chipsets, each with its own quirks. In this talk we will look at the requirements for a high performance SDR like XTRX, how this leads to certain design decisions and share pitfalls and gotchas we encountered (and solved).

https://media.ccc.de/v/33c3-8338-building_a_high_throughput_low-latency_pcie_based_sdr
RX: Elad FDM-S2, Grundig Satellit 700
Ant.: HDLA 3 (Active Loop)@315°, EWE@270°, ALA 100LN, MiniWhip
QTH: JO31 (Germany)

Please send eqsl to: oliverinusa[at]yahoo.de

 

HFUnderground T-Shirt
HFUnderground House Flag
by MitchellTimeDesigns